



# **Hardware Security in the Connected World: An Overview on Side Channels and PUFs**

**Professor  
Debdeep Mukhopadhyay**

Secured Embedded Architecture Laboratory (SEAL)  
Department of Computer Science and Engineering  
IIT Kharagpur  
debdeep@cse.iitkgp.ac.in, debdeep.mukhopadhyay@gmail.com

30/08/2020

International Crypto Webinar (Online)

IIT Kharagpur 1

## **Agenda for the Talk**

- Introduction to SEAL, IIT Kharagpur
- Internet of Things and Side Channel Analysis
  - Power & Fault Attacks
- Lightweight Authentication of Devices

30/08/2020

International Crypto Webinar (Online)

IIT Kharagpur 2

## Embedded Security: The Gap between Theory and Practice

**Cryptographic Theory has limitations.  
There is an absence of theory for the reality!  
Even mathematically strong ciphers leak in the real world!**

30/08/202 International Crypto Webinar (Online) IIT Kharagpur 3

Anonymous Locker

Controller

**“In theory there is no difference between theory and practice.  
In practice there is”**

Reset Pin  
GND

Modified Circuit

THE WATERFALL SDLC in THEORY

THE WATERFALL SDLC in PRACTICE

30/08/202 International Crypto Webinar (Online) IIT Kharagpur 4

**Professor-in-Charge** **Associated Faculty Members**

  
 Debdip Mukhopadhyay  
*(Professor)*

  
 Rajat Subhra Chakraborty  
*(Associate Professor)*

  
 Soumyajit Dey  
*(Associate Professor)*

  
 Aritra Hazra  
*(Assistant Professor)*

**Research Scholars**

  
Uribi Chatterjee

  
Manzar Alam

  
Sayandeep Saha

  
Rajat Sadukhan

  
Arnob Das

  
Boyanaly Harishma

  
Anirban Chakraborty

  
Durla Chatterjee

  
Akashdeep Saha

  
Siddhartha Chowdhury

  
Soumyadyuti Ghosh

  
Kubeli Prasthar

**Lab Attendant**

  
 Joydeep Chowdhury



**SECURED  
EMBEDDED  
ARCHITECTURE  
LABORATORY**

VERTICAL DISCRETE ALGORITHM HORIZONTAL TIMING  
SECURITY COMPUTATION  
SECURITY COMPUTATION  
SUDRA OPTIMIZATION  
**ATTACK**  
MICKEY MICRO GALOIS TVLA PARALLEL  
FIBONACCI PUF DEGREE ERROR TEMPLATE WATERMARKING  
BLOCK PRIME HASH GROUP PREDICTOR SBGX POWER SCC RSA  
COMMUNICATION FIELD SWARM ENTROPY SUPPORT  
SYSTEM LFSR CIPHER FAULT GRAIN CACHE MULTICORE  
CORRECTION BRANCH COMPUTING THEORY  
STREAM XOR CRYPTANALYSIS FUNCTION  
**COUNTERMEASURE**  
VECTOR BYTE DECRYPTION MACHINE LOGARITHM  
TROJAN PERMUTATION RING  
EMBEDDED AES CORRELATION SIDE-CHANNEL CODING ALGEBRAIC





DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING  
INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR


30/08/202


International Crypto Webinar (Online)


IT Kharagpur 5


  
**Laser Injection System**

  
**Side-Channel Setup**

  
**Temperature Chamber**

  
**Crossbeam-340 Setup**

  
**IoT Setup**

  
**Smart Grid Setup**

**Instruments ... putting "Life" into our Research**

**Side Channels**

**IoT Security**

**CPS Security**

**Hardware Forensics**

30/08/202

International Crypto Webinar (Online)

IT Kharagpur 6

## Agenda for the Talk

- Introduction to SEAL, IIT Kharagpur
- Internet of Things and Side Channel Analysis
  - Power & Fault Attacks
- Lightweight Authentication of Devices

30/08/2020 International Crypto Webinar (Online) IIT Kharagpur 7


## Internet of Things (IoT): Next Generation Networks

- IoTs will extend today's internet much further, connecting a wide spectrum of devices.
- It is estimated that by 2020, 21 billion devices will be internet connected, which includes critical device, like cars, pacemakers, electrical grids.

**IoT's can revolutionize quality of life**  
 However, commercial IoT devices lack security measures!  
 Can have catastrophic consequences to mankind.

30/08/2020 International Crypto Webinar (Online) IIT Kharagpur 8

## Applications of IoT: Indian Context



- **Nano-sensors** can be used to monitor water quality at reduced cost
- Nano-membranes can assist in the treatment of waste-water.
- **Food Control:** Control geographical origin, Food production management, Nutrition calculations

- Sensor technologies can monitor vulnerable environments and limit **natural disasters**.
- **E-governance:**
  - Warehouse, management
    - Inventory control
  - Port management
    - Ships, boats, containers, etc.
- **Pharmaceuticals:**
  - Intelligent tags for drugs
  - Drug usage tracking, Pharmaceuticals: Product websites
  - RFIDs can be used to track the origin of safe drugs thereby reducing counterfeits.

→ Enable the emergency treatment to be given faster and more correct.

**Need to integrate security into the IoT by developing novel secured protocols for interactions of multiple components, which are secured against these menacing threats.**

30/08/2020
International Crypto Webinar (Online)
IT Kharagpur 9

## Side Channel Analysis(SCA)- A Powerful Method to Break Cryptographic Keys



### Introduction


- Industry standard cryptographic techniques can be disrupted
- Breaking the key does not require physical access to secure memory area of device

### Demonstration

- A Correlation Power Analysis (CPA) attack against the AES-CCM mode used to encrypt and verify firmware updates, allowing adversary to encrypt, sign and upload malicious OTA updates to infect Philips Hue lamps

### Experimental Setup




The diagram illustrates the AES-CCM process flow. It starts with a plaintext  $P$  and a nonce  $N$ . The nonce  $N$  is processed by a function  $F(N)$  to generate a counter  $Ctr$ . The plaintext  $P$  is formatted into blocks  $B_0, B_1, B_2, \dots, B_r$ . The counter  $Ctr$  is used to generate a keystream  $S_1, S_2, S_3, \dots, S_m, S_b$  via the function  $ECB_K$ . The plaintext blocks are XORed with the keystream to produce ciphertext  $C$ . The ciphertext  $C$  and the counter  $Ctr$  are concatenated to form the transmission  $T$ . The transmission  $T$  is then processed by the function  $MSB_{r+b}$  to produce the final output.

**Results**

- The modified firmware by the adversary was accepted by the Hue light (the version number is modified to IrradiateHue)
- Recover complete original Bootloader by the manufacturer
- A self-spreading worm was spread using the combined ability to sign and encrypt arbitrary binaries- long-range take-over attack

E. Ronen, A. Shamir, A. Weingarten and C. O'Flynn, "IoT Goes Nuclear: Creating a ZigBee Chain Reaction," 2017 IEEE Symposium on Security and Privacy (SP), San Jose, CA, 2017, pp. 195-212. doi: 10.1109/SP.2017.14



## What are Side Channels?

- These are covert channels which leak information which the designers of cryptographic algorithms did not consider.
- Information is leaked because of the implementation:
  - optimization leads to information leakage
  - example: **an if-else statement in a programming language**

30/08/2020    International Crypto Webinar (Online)    IIT Kharagpur 12

**Experiment Set-up**

30/08/202 International Crypto Webinar (Online) IIT Kharagpur 13


## Power Attacks

- SPA – Simple Power Analysis attacks
  - Fact exploited - Power consumption at an instant of time is a function of the operation being carried out by the device
- DPA – Differential Power Analysis
  - Fact exploited - Power consumption of the same operation at different instants of time depends on the data being processed.

Paul C. Kocher, Joshua Jaffe, Benjamin Jun: Differential Power Analysis. CRYPTO 1999: 388-397



30/08/202 International Crypto Webinar (Online) IIT Kharagpur 14

# A Power Trace



- Power Trace of a round of AES.
- Observe the variation of power values.
- The variations occur because of the operation dependence of power: leads to SPA.
- The variations also occur because of data dependence of power: leads to DPA.

# Simple illustration of Correlation Power Analysis



## Correlation Matrix

NSample


NKey

NSample


NPoint

NPoint




NKey

$$C[i][j] = \frac{\sum_{k=0}^{NSample} (hPower[i][k] - meanH[i])(trace[j][k] - meanTrace[j])}{\sum_{k=0}^{NSample} (hPower[i][k] - meanH[i])^2 \sum_{k=0}^{NSample} (trace[j][k] - meanTrace[j])^2}$$


30/08/202
International Crypto Webinar (Online)
IIT Kharagpur 17

## ESP-Anweshak: Side Channel Evaluator & Analyzer

- Built on Open Source Platforms
- Combined Analyzer for both Power and Fault
- Entirely built using Python
- Take care of Handshaking between FPGA and PC
- Oscilloscope can be controlled using the tool: Allowing Remote Access




  


30/08/202
International Crypto Webinar (Online)
IIT Kharagpur 18




## Fault Injection Techniques

- Clock Glitches
- Voltage Glitches
- Electromagnetic Attacks
- Optical attacks
- Laser Guns

20

30/08/202 International Crypto Webinar (Online) IIT Kharagpur 20



## DFA on AES

**A Single Fault can reduce the AES Key Size to around  $2^8$  values.**

- Time Complexity  $\sim 2^{30}$

**A double fault uniquely retrieves the Key!**

*Michael Tunstall, Debdeep Mukhopadhyay: Differential Fault Analysis of the Advanced Encryption Standard using a Single Fault. IACR Cryptology ePrint Archive 2009: 575 (2009)*

*Michael Tunstall, Debdeep Mukhopadhyay, S, Ali, Differential Fault Analysis of the Advanced Encryption Standard using a Single Fault, Cryptology ePrint Archive: Report 2009/575, WISTP 2011*


<https://www.youtube.com/watch?v=y67QwAuKV6E&list=PLbRMhDVUMngfulSvKL0cT-tn8ULtERsWk&index=49&t=0s>

30/08/2022 International Crypto Webinar (Online) IIT Kharagpur 22

## Fault Injection on Automotive Chips

- MCUs are foundational units for the modern car.
- Reliability and safety is a major concern:
  - ISO 26262: framework for the development of safe automotive electronic systems.
  - Defines the Automotive Security Integrity Level (ASIL) [levels A to D]
- Protect against faults during normal operations.
- Many of these protections are also suggested in security literature, like duplication.
- **Taken for granted that MCUs implementing ISO 26262 recommendations are protected against Fault Attacks!**

Variety of Sensors and Electronic Control Units need Security



30/08/202

International Crypto Webinar (Online)

IIT Kharagpur 23

## A Case Study to Show the Myth

- ASILD1: Implements an ARM Cortex-R4 core
  - ASILD2: Implements a PowerPC e200
    - Two of the most prevalent architectures in the safety electronic industry.
  - In both these targets mechanisms include a dual core CPU for Simple Time Redundancy with Comparison and memories with error correction codes (ECC) and parity bits, as recommended by ISO 26262 part 5.
- **Fault Injection Tools:**
    - VC Glitcher
    - FPGA enabled generator of voltage glitches (2 ns precision), and input to an EM pulse emitter device (for EM glitching)
    - Target has a pin to trigger the glitch generator.
    - A device analyzes the power consumption of the target, and generates a trigger signal when a programmable reference pattern is detected.

30/08/202

International Crypto Webinar (Online)

IIT Kharagpur 24

# Glitching

- Effectiveness depends on time of glitch, shape of glitch.
- These can be modeled though glitch length, glitch intensity (voltage or EM field), time offset from the trigger signal.
  - For EM signal, the point on the chip surface is also crucial.
- Objective: Glitches which creates an error and bypass the check.
  - For EM signal, the point on the chip surface is also crucial.

**Experiment 1:**  
 unroll  
 trigger\_up( )  
 asm(add r1 #1)  
 asm(add r1 #1)  
 ...  
 asm(add r1 #1)  
 asm(add r1 #1)  
 trigger\_down()  
 send\_serial(r1)

**Experiment 2: auth**  
 flag=1  
 trigger\_up()  
 If(flag==0)  
 send\_serial\_authenticated()  
 else  
 send\_serial\_denied()  
 trigger\_down()

**Experiment:** A total of ~720,000, ~550,000 glitches were injected on ASILD1 and ASILD2 for 3 weeks.

	unroll		auth	
	Voltage	EM	Voltage	EM
ASILD1	87%	0.2%	60%	0.2%
ASILD2	0%	18%	N/A	57%

30/08/202
International Crypto Webinar (Online)
IIT Kharagpur 25

# Post-Mortem

- ASILD-1 reports the fault detection mechanisms (unlike ASILD-2):
  - 84%-98% of detected glitches were due to output comparisons, across experiments
  - The next frequent detection was based on Flash and RAM parity bits (around 18 to 25%).
  - Note that a glitch can trigger several detections simultaneously.
- **A single glitch more effective!:**
  - A possible analysis (we don't have accurate information) is that the glitch affects the same instruction but in different stages of pipeline, resulting in similar output signals, and is thus missed!


30/08/202
International Crypto Webinar (Online)
IIT Kharagpur 26

### Testing Block Ciphers for Fault Attacks

**Securing cryptographic devices against fault attacks**


- Several countermeasures exist :
  - Either extremely resource hungry
  - Or not robust against all possible faults
    - Broken!!!
- Malicious faults are highly repeatable.
- Different fault models.

➤ **How do we know what is secure and what is not?**




30/08/2022 International Crypto Webinar (Online) IIT Kharagpur 27

### DL-FALAT: Overview of the Methodology



[1] B. Gierlichs, J. Schmidt, and M. Tunstall. Infective computation and dummy rounds: fault protection for block ciphers without check-before-output. In LatinCrypt12, pages 305–321. Springer, 2012.


30/08/2022 International Crypto Webinar (Online) IIT Kharagpur 28



## Demonstration on SCA Tools

<https://www.youtube.com/watch?v=j5l5b-JCeUQ&feature=share&fbclid=IwAR3APYdQ6l2X6eAyAZPSRLAvOQv644vXsSAMTqmSOWnlQjj7URizqKbmBHC>

30/08/2020 International Crypto Webinar (Online) IIT Kharagpur 29



## Agenda for the Talk

- Introduction to SEAL, IIT Kharagpur
- Internet of Things and Side Channel Analysis
  - Power & Fault Attacks
- Lightweight Authentication of Devices
  - Physically Unclonable Functions (PUFs)
  - Authentication using PUFs

30/08/2020 International Crypto Webinar (Online) IIT Kharagpur 30

## Security and Privacy in Context to IoT

- The IoT has no protection against attacks
- Seamless information exchange without user intervention implies need for adequate security measures
- But this ease-of-use and seamlessness should not facilitate certain classes of **implementation-specific attacks**:
  - **Side-channel attacks** (which utilize leaked information to compromise the security of secure systems)
- Design **low-overhead** IoT that are sufficiently robust against side-channel attacks:
  - IoT subsystems are **resource constrained!**
  - **Need light-weight** solutions.

**DebdEEP Mukhopadhyay, PUFs as Promising Tools for Security in Internet of Things. IEEE Design & Test 33(3):103-115(2016)**

30/08/2020
International Crypto Webinar (Online)
IT Kharagpur 31

## A Case Study of Security Weakness: A Simple Eavesdrop Attack on Philips Hue Wireless Lighting System

- Allows the user to wirelessly control the lighting system in home via Philips Hue App for Android and iOS.


•When the app was launched, the hashed value of the MAC address of the device was used to create the username and was "white-listed" in the bridge.


•If the attacker knows the MAC address of the device, she can easily retrieve the username of the device.

• Later, this mechanism was changed.

•But the communication is now in plain text!

If the attacker can capture traffic between a legitimate user and Hue bridge, then it can be used to extract the bridge's IP and all "white-listed" usernames using a python script.





1: User name is time of reg

2: While sending any comm in V

3: Using IP Address of the Bridge and the username, entire white-list of the Bridge is exposed.

30/08/2020
International Crypto Webinar (Online)
IT Kharagpur 32

## Fortifying IoTs through Key-less Crypto

- Side Channel Analysis is an extremely important topic!
  - It is an art and works in the real scenarios.
- Side Channels make conventional cryptography challenged:
  - Overheads are huge.
  - Counter-measures against one side channel can aid other side-channels.
- Cryptographic keys are stored in memory, which could be a point of attack: Row-hammer bugs.
- With more advancement in computer architecture, more vulnerabilities are introduced.
- What would be the way ahead?

**Debdeep Mukhopadhyay, PUFs as Promising Tools for Security in Internet of Things. IEEE Design & Test 33(3):103-115(2016)**

30/08/2022 International Crypto Webinar (Online) IIT Kharagpur 33

## Physically Unclonable Function (PUF)

**Physically Unclonable Function:**

Silicon PUF exploiting CMOS process in defining device-specific (unique) random mapping


Same design Same wafer Chips with unique and (physical) unclonable fingerprints

**Applications:**

- 1) On-the-fly private key generation (an alternative for non-volatile key storage)
- 2) Hardware authentication (anti-counterfeiting)

**Reliability and Model building attacks are main issues.**

**Composite PUF [HOST 2014]:**  
A composition of primitive PUFs Achieved improved modeling resistance



**We aim at designing secure PUF compositions:**

- 2013-14: Design of Low Area-overhead Ring Oscillator PUF with Large Challenge Space [ReconFig 2013]
- 2013-14: Composite PUF: A New Design Paradigm for Physically Unclonable Functions on FPGA [HOST 2014]
- 2015: A Case of Lightweight PUF Constructions: Cryptanalysis and Machine Learning Attacks [IEEE TCAD 2015]
- 2015: Efficient Attacks on RobustRing Oscillator PUF with Enhanced Challenge-response Set [DATE 2015]
- 2016: Security Analysis of Arbiter PUF and Its Lightweight Compositions Under Predictability Test [ACM TODAES 2016]
- 2016: Fault Tolerant Implementations of Delay-based Physically Unclonable Functions on FPGA [FDTC 2016]


**Challenges**

- Model-building and side channel resistant reliable PUF designs on ASICs
- ASIC designs need to be experimented with large number of instances of the same PUF design.
- Fault Tolerance of PUF ASICs
- Test Strategies for PUFs: metrics for assessing architectures of PUFs


30/08/2022 International Crypto Webinar (Online) IIT Kharagpur 34

# What is a PUF?

- Fingerprint of Devices




- A challenge-response mechanism in which the mapping between an applied input (“challenge”) and the corresponding observed output (“response”) is dependent on the complex and variable nature of a physical material
- The challenge-response mapping is unclonable (ideally) and instance-specific (depends on manufacturing process variations evident in ASICs)



30/08/202
International Crypto Webinar (Online)
22  
IIT Kharagpur 25

# Source of variations in MOS devices

- Scaling in CMOS process technology (< 22nm)
- Lack of efficiency in fabrication process
- Introduces variations in MOS device’s physical parameters:
  - Gate length (L)
  - Gate width (W)
  - Threshold Voltage (V<sub>th</sub>)
  - Oxide thickness (T<sub>ox</sub>)




$$i_D = \mu_n C_{ox} \frac{W}{L} [(v_{GS} - V_t)v_{DS} - \frac{1}{2}v_{DS}^2]$$


CMOS scaling → Limitation in fabrication process → Variation in MOS device’s physical parameters → Variation in Circuit parameters (e.g, propagation delay, leakage current, etc) → Existence of randomness

30/08/202
International Crypto Webinar (Online)
36  
IIT Kharagpur 36


## Distinguishable variations in CMOS circuit behavior

- Ring Oscillator 


FPGA 1




FPGA 2



FPGA 3



FPGA 4



**Device-unique behavior → Device fingerprint**

30/08/202
International Crypto Webinar (Online)
37  
IIT Kharagpur

## Advantage PUF!!

**PUF as Security Primitive**

↓

**Reducing Costs**

↑

**Raising Security**

World without PUF

- Trusted party embeds and tests secret keys in a secure non-volatile memory (NVM)
- EEPROM adds additional complexity to manufacturing
- Adversaries may physically extract secret key from non-volatile memory

World with PUF

- Intrinsic properties of device is used to generate secret key.
- Key never leaves the IC's cryptographic boundary, nor be stored in a non-volatile memory.
- Key is deleted after usage in de- or encryption process

30/08/202
International Crypto Webinar (Online)
38

## Quality Metrics for PUF

### Uniqueness

### Reliability

- Uniformity: ratio of 0's and 1's in response
- Bit-dependency: autocorrelation coefficient of response

30/08/202
International Crypto Webinar (Online)
IT Kharagpur 24

## PUF in Use: Low-cost HW authentication

- Protect against IC/FPGA substitution and counterfeits without using cryptographic operations

Challenge	Response
1001011	010101
1011000	101010
1111000	000011

Database for Device A

30/08/202
International Crypto Webinar (Online)
IT Kharagpur 24

## Naïve Authentication


**Limitations:**

1. The bare CRPs are used.
2. If adversary can collect the CRPs, then she can imitate a legal client.

30/08/2021 International Crypto Webinar (Online) IIT Kharagpur 41


## Authentication using PUFs

- Enrolment Phase:




Node A

CA




RA




$PA = H1(RA)$   
 $PS = H2(CS, KS)$   
 $B = PA - a.PS$

Security Credential Generator





$CA, CS, a, B$

KS  
(verifier key)  
Stored in a tamper proof memory



Verifier S

30/08/2021 International Crypto Webinar (Online) IIT Kharagpur 42





# Cryptophasia of Hardware Circuits

**New properties:** efficient key exchange which is seamless and is intrinsic to the device?



**Snow Flakes: No two alike? Not any more...**

*At the Horticultural Gardens of Calcutta, this Mad Tree represents a strange variety where every leaf is a different shape*




<http://www.snowcrystals.com/identicaltwins/identicaltwins.html>


30/08/202
International Crypto Webinar (Online)
IT Kharagpur 47


# Physically Related Functions (PReF): Keyless Crypto?

Dependency on challenge set:

Challenge Set








Correlation-Spectra

For a PReF ( $P_A, P_B$ ) and PUF  $P_C$



30/08/202
International Crypto Webinar (Online)
IT Kharagpur 48

## Demonstration of Protocol



30/08/202

International Crypto Webinar (Online)

IIT Kharagpur 49

## Features of the Protocol

- No Third Party requirement
- No secure key- storage
- Hardware root of trust
- Light-weight operations
- Unlimited authentications per Challenge-Response Pair
- New edges between two nodes can be formed without calling the node back to the server
- Secure against Replay and MITM attacks

30/08/202

International Crypto Webinar (Online)

IIT Kharagpur 50

# Conclusions

- Security of IoT is of utmost importance in modern society
  - Develop expertise in Security, Embedded Systems, VLSI, Architecture, Networks, ML
- IoT constituents are varied:
  - Resource Constrained “things” to pervasive clouds
  - Offers different attack surfaces: side channels, inability to support costly ciphers, eavesdropping, replay, masquerade, poisoning, coalition, etc.
- We strive to develop novel tools and solutions for side channel security, designing new hardware primitives for end-end IoT security.
- The heterogeneous nature of IoT motivates developing end-end security aware designs:
  - ***“A Chain is no stronger than its weakest link...”- William, American philosopher and psychologist***

30/08/2020
International Crypto Webinar (Online)
IIT Kharagpur 51

## SPACE 2020: Tenth International Conference on Security, Privacy and Applied Cryptographic Engineering

December 17-21, 2020, Virtual Conference

SPACE-2020
Call For Papers ▾
Members ▾
Invited Speakers ▾
Last 3 Years Conferences ▾



**SPACE-2020**  
Virtual Conference

Check previous SPACE proceedings on SpringerLink

### Topics

We invite authors to submit previously unpublished original research. Topic include but are not limited to:

#### Cryptographic Engineering

- Design of Cryptographic Primitives
- Random Number Generators and PUF
- Cryptographic Hardware
- Cryptographic Software
- Cryptographic Protocols
- Formal Methods in Cryptographic Engineering
- Evaluation of Cryptosystems
- Attacks and Countermeasures

#### Security and Privacy

- Security of Cyber-Physical Systems
- Secure Networking Protocols
- Securing Human-in-the-loop Systems
- Data privacy
- Authentication
- Botnets and Malware
- Anonymization Techniques and Attacks
- Intrusion Detection
- Operational Security

#### Side-channel Analysis and Countermeasures

- Fault Analysis and Countermeasures
- Reverse Engineering and Tampering
- Hardware Trojans and Counterfeit Detection
- Cryptanalysis

### Important Dates

- Paper submission deadline: Aug. 07, 2020 23:59:59 EDT ( Jul. 24, 2020 23:59:59 EDT )
- Notification of Acceptance: Sep. 25, 2020
- Camera-ready Version: Oct. 11, 2020
- Conference: Dec. 17-21, 2020

To be Co-located with AsianHOST 2020

Selected papers to be invited for Journal of HASS, Springer.

Keynote Speakers		Tutorial Speakers	
 <p>Ahmad-Reza Sadeghi TU Darmstadt, Germany</p> <p>Personal Website</p>	 <p>Joan Daemen Radboud University, The Netherlands</p> <p>Personal Website</p>	 <p>Lejla Batina Radboud University, The Netherlands</p> <p>Personal Website</p>	 <p>Patrick Longa MSR Redmond, USA</p> <p>Personal Website</p>
 <p>Ingrid Verbauwhede KU Leuven, Belgium</p> <p>Personal Website</p>	 <p>Peter Schwabe Radboud University, The Netherlands</p> <p>Personal Website</p>	 <p>Stjepan Picek TU Delft, The Netherlands</p> <p>Personal Website</p>	 <p>Yuval Yarom University of Adelaide, Australia</p> <p>Personal Website</p>

30/08/202 International Crypto Webinar (Online) IIT Kharagpur 53



**Online Course on Hardware Security**

NPTEL Online Certification Courses on Hardware Security

By Prof. Debdeep Mukhopadhyay  
Department of Computer Science & Engineering  
IIT Kharagpur


Hardware Security  
3,226 views

IIT Kharagpur July 2018  
Published on 14 Nov 2018

SUBSCRIBE 29K

30/08/202 International Crypto Webinar (Online) IIT Kharagpur 54

# Thank You for your attention!!



They weren't so much different, but they had different goals

[https://qabysuriansi.github.io/the\\_importance\\_of\\_testing](https://qabysuriansi.github.io/the_importance_of_testing)

**Email:**  
debdeep@esp-research.com

**Email:** debdeep@cse.iitkgp.ac.in  
debdeep.mukhopadhyay@gmail.com